[ SYSTEM ]: Linux srv.persadacompanies.com 4.18.0-553.56.1.el8_10.x86_64 #1 SMP Tue Jun 10 05:00:59 EDT 2025 x86_64
[ SERVER ]: Apache | PHP: 8.4.20
[ USER ]: persadamedika | IP: 45.64.1.108
GEFORCE FILE MANAGER
/
usr
/
src
/
kernels
/
4.18.0-553.56.1.el8_10.x86_64
/
include
/
linux
/
mfd
/
UPLOAD:
NAME
SIZE
QUICK PERMS
ACTIONS
📁 abx500
SET
[ DEL ]
📁 arizona
SET
[ DEL ]
📁 da9052
SET
[ DEL ]
📁 da9055
SET
[ DEL ]
📁 da9062
SET
[ DEL ]
📁 da9063
SET
[ DEL ]
📁 da9150
SET
[ DEL ]
📁 mt6323
SET
[ DEL ]
📁 mt6397
SET
[ DEL ]
📁 pcf50633
SET
[ DEL ]
📁 samsung
SET
[ DEL ]
📁 syscon
SET
[ DEL ]
📁 wm831x
SET
[ DEL ]
📁 wm8350
SET
[ DEL ]
📁 wm8994
SET
[ DEL ]
📄 88pm80x.h
10,226 B
SET
[ EDIT ]
|
[ DEL ]
📄 88pm860x.h
13,654 B
SET
[ EDIT ]
|
[ DEL ]
📄 aat2870.h
4,651 B
SET
[ EDIT ]
|
[ DEL ]
📄 ab3100.h
4,262 B
SET
[ EDIT ]
|
[ DEL ]
📄 abx500.h
11,980 B
SET
[ EDIT ]
|
[ DEL ]
📄 ac100.h
6,267 B
SET
[ EDIT ]
|
[ DEL ]
📄 adp5520.h
8,499 B
SET
[ EDIT ]
|
[ DEL ]
📄 altera-a10sr.h
3,507 B
SET
[ EDIT ]
|
[ DEL ]
📄 as3711.h
2,960 B
SET
[ EDIT ]
|
[ DEL ]
📄 as3722.h
15,477 B
SET
[ EDIT ]
|
[ DEL ]
📄 asic3.h
12,514 B
SET
[ EDIT ]
|
[ DEL ]
📄 atmel-hlcdc.h
2,634 B
SET
[ EDIT ]
|
[ DEL ]
📄 axp20x.h
17,214 B
SET
[ EDIT ]
|
[ DEL ]
📄 bcm590xx.h
831 B
SET
[ EDIT ]
|
[ DEL ]
📄 bd9571mwv.h
3,712 B
SET
[ EDIT ]
|
[ DEL ]
📄 core.h
4,794 B
SET
[ EDIT ]
|
[ DEL ]
📄 cros_ec.h
10,595 B
SET
[ EDIT ]
|
[ DEL ]
📄 cros_ec_commands.h
87,508 B
SET
[ EDIT ]
|
[ DEL ]
📄 cros_ec_lpc_mec.h
2,838 B
SET
[ EDIT ]
|
[ DEL ]
📄 cros_ec_lpc_reg.h
1,949 B
SET
[ EDIT ]
|
[ DEL ]
📄 da8xx-cfgchip.h
7,501 B
SET
[ EDIT ]
|
[ DEL ]
📄 da903x.h
7,218 B
SET
[ EDIT ]
|
[ DEL ]
📄 davinci_voicecodec.h
3,323 B
SET
[ EDIT ]
|
[ DEL ]
📄 db8500-prcmu.h
22,205 B
SET
[ EDIT ]
|
[ DEL ]
📄 dbx500-prcmu.h
14,681 B
SET
[ EDIT ]
|
[ DEL ]
📄 dln2.h
3,617 B
SET
[ EDIT ]
|
[ DEL ]
📄 dm355evm_msp.h
2,879 B
SET
[ EDIT ]
|
[ DEL ]
📄 ds1wm.h
817 B
SET
[ EDIT ]
|
[ DEL ]
📄 ezx-pcap.h
7,932 B
SET
[ EDIT ]
|
[ DEL ]
📄 hi6421-pmic.h
1,329 B
SET
[ EDIT ]
|
[ DEL ]
📄 hi655x-pmic.h
2,076 B
SET
[ EDIT ]
|
[ DEL ]
📄 htc-pasic3.h
1,225 B
SET
[ EDIT ]
|
[ DEL ]
📄 imx25-tsadc.h
4,972 B
SET
[ EDIT ]
|
[ DEL ]
📄 intel_msic.h
16,376 B
SET
[ EDIT ]
|
[ DEL ]
📄 intel_soc_pmic.h
1,265 B
SET
[ EDIT ]
|
[ DEL ]
📄 intel_soc_pmic_bxtwc.h
2,053 B
SET
[ EDIT ]
|
[ DEL ]
📄 ipaq-micro.h
3,750 B
SET
[ EDIT ]
|
[ DEL ]
📄 janz.h
1,053 B
SET
[ EDIT ]
|
[ DEL ]
📄 kempld.h
4,260 B
SET
[ EDIT ]
|
[ DEL ]
📄 lm3533.h
2,650 B
SET
[ EDIT ]
|
[ DEL ]
📄 lochnagar.h
1,624 B
SET
[ EDIT ]
|
[ DEL ]
📄 lochnagar1_regs.h
7,896 B
SET
[ EDIT ]
|
[ DEL ]
📄 lochnagar2_regs.h
15,550 B
SET
[ EDIT ]
|
[ DEL ]
📄 lp3943.h
2,747 B
SET
[ EDIT ]
|
[ DEL ]
📄 lp873x.h
8,895 B
SET
[ EDIT ]
|
[ DEL ]
📄 lp87565.h
7,862 B
SET
[ EDIT ]
|
[ DEL ]
📄 lp8788-isink.h
1,218 B
SET
[ EDIT ]
|
[ DEL ]
📄 lp8788.h
8,573 B
SET
[ EDIT ]
|
[ DEL ]
📄 lpc_ich.h
1,261 B
SET
[ EDIT ]
|
[ DEL ]
📄 max14577-private.h
16,240 B
SET
[ EDIT ]
|
[ DEL ]
📄 max14577.h
2,745 B
SET
[ EDIT ]
|
[ DEL ]
📄 max77620.h
11,134 B
SET
[ EDIT ]
|
[ DEL ]
📄 max77686-private.h
13,526 B
SET
[ EDIT ]
|
[ DEL ]
📄 max77686.h
2,709 B
SET
[ EDIT ]
|
[ DEL ]
📄 max77693-common.h
1,303 B
SET
[ EDIT ]
|
[ DEL ]
📄 max77693-private.h
18,384 B
SET
[ EDIT ]
|
[ DEL ]
📄 max77693.h
2,295 B
SET
[ EDIT ]
|
[ DEL ]
📄 max77843-private.h
15,804 B
SET
[ EDIT ]
|
[ DEL ]
📄 max8907.h
7,701 B
SET
[ EDIT ]
|
[ DEL ]
📄 max8925.h
7,350 B
SET
[ EDIT ]
|
[ DEL ]
📄 max8997-private.h
12,733 B
SET
[ EDIT ]
|
[ DEL ]
📄 max8997.h
6,202 B
SET
[ EDIT ]
|
[ DEL ]
📄 max8998-private.h
5,126 B
SET
[ EDIT ]
|
[ DEL ]
📄 max8998.h
3,641 B
SET
[ EDIT ]
|
[ DEL ]
📄 mc13783.h
2,902 B
SET
[ EDIT ]
|
[ DEL ]
📄 mc13892.h
938 B
SET
[ EDIT ]
|
[ DEL ]
📄 mc13xxx.h
7,872 B
SET
[ EDIT ]
|
[ DEL ]
📄 mcp.h
1,816 B
SET
[ EDIT ]
|
[ DEL ]
📄 menelaus.h
1,284 B
SET
[ EDIT ]
|
[ DEL ]
📄 motorola-cpcap.h
12,797 B
SET
[ EDIT ]
|
[ DEL ]
📄 mxs-lradc.h
6,191 B
SET
[ EDIT ]
|
[ DEL ]
📄 palmas.h
152,645 B
SET
[ EDIT ]
|
[ DEL ]
📄 qcom_rpm.h
293 B
SET
[ EDIT ]
|
[ DEL ]
📄 rave-sp.h
1,414 B
SET
[ EDIT ]
|
[ DEL ]
📄 rc5t583.h
10,056 B
SET
[ EDIT ]
|
[ DEL ]
📄 rdc321x.h
591 B
SET
[ EDIT ]
|
[ DEL ]
📄 retu.h
723 B
SET
[ EDIT ]
|
[ DEL ]
📄 rk808.h
12,807 B
SET
[ EDIT ]
|
[ DEL ]
📄 rn5t618.h
7,519 B
SET
[ EDIT ]
|
[ DEL ]
📄 rt5033-private.h
8,026 B
SET
[ EDIT ]
|
[ DEL ]
📄 rt5033.h
1,243 B
SET
[ EDIT ]
|
[ DEL ]
📄 si476x-core.h
15,606 B
SET
[ EDIT ]
|
[ DEL ]
📄 si476x-platform.h
6,603 B
SET
[ EDIT ]
|
[ DEL ]
📄 si476x-reports.h
5,010 B
SET
[ EDIT ]
|
[ DEL ]
📄 sky81452.h
990 B
SET
[ EDIT ]
|
[ DEL ]
📄 smsc.h
2,921 B
SET
[ EDIT ]
|
[ DEL ]
📄 sta2x11-mfd.h
19,169 B
SET
[ EDIT ]
|
[ DEL ]
📄 stm32-lptimer.h
1,817 B
SET
[ EDIT ]
|
[ DEL ]
📄 stm32-timers.h
5,784 B
SET
[ EDIT ]
|
[ DEL ]
📄 stmpe.h
3,466 B
SET
[ EDIT ]
|
[ DEL ]
📄 stw481x.h
1,442 B
SET
[ EDIT ]
|
[ DEL ]
📄 sun4i-gpadc.h
3,710 B
SET
[ EDIT ]
|
[ DEL ]
📄 syscon.h
1,443 B
SET
[ EDIT ]
|
[ DEL ]
📄 t7l66xb.h
817 B
SET
[ EDIT ]
|
[ DEL ]
📄 tc3589x.h
3,999 B
SET
[ EDIT ]
|
[ DEL ]
📄 tc6387xb.h
516 B
SET
[ EDIT ]
|
[ DEL ]
📄 tc6393xb.h
1,548 B
SET
[ EDIT ]
|
[ DEL ]
📄 ti-lmu-register.h
7,613 B
SET
[ EDIT ]
|
[ DEL ]
📄 ti-lmu.h
1,822 B
SET
[ EDIT ]
|
[ DEL ]
📄 ti_am335x_tscadc.h
5,861 B
SET
[ EDIT ]
|
[ DEL ]
📄 tmio.h
4,098 B
SET
[ EDIT ]
|
[ DEL ]
📄 tps6105x.h
3,099 B
SET
[ EDIT ]
|
[ DEL ]
📄 tps65010.h
6,685 B
SET
[ EDIT ]
|
[ DEL ]
📄 tps6507x.h
5,055 B
SET
[ EDIT ]
|
[ DEL ]
📄 tps65086.h
3,580 B
SET
[ EDIT ]
|
[ DEL ]
📄 tps65090.h
4,491 B
SET
[ EDIT ]
|
[ DEL ]
📄 tps65217.h
8,435 B
SET
[ EDIT ]
|
[ DEL ]
📄 tps65218.h
8,033 B
SET
[ EDIT ]
|
[ DEL ]
📄 tps6586x.h
2,802 B
SET
[ EDIT ]
|
[ DEL ]
📄 tps65910.h
31,325 B
SET
[ EDIT ]
|
[ DEL ]
📄 tps65912.h
10,144 B
SET
[ EDIT ]
|
[ DEL ]
📄 tps68470.h
3,002 B
SET
[ EDIT ]
|
[ DEL ]
📄 tps80031.h
20,059 B
SET
[ EDIT ]
|
[ DEL ]
📄 twl.h
26,189 B
SET
[ EDIT ]
|
[ DEL ]
📄 twl4030-audio.h
8,741 B
SET
[ EDIT ]
|
[ DEL ]
📄 twl6040.h
7,328 B
SET
[ EDIT ]
|
[ DEL ]
📄 ucb1x00.h
6,728 B
SET
[ EDIT ]
|
[ DEL ]
📄 viperboard.h
3,022 B
SET
[ EDIT ]
|
[ DEL ]
📄 wl1273-core.h
8,496 B
SET
[ EDIT ]
|
[ DEL ]
📄 wm8400-audio.h
71,471 B
SET
[ EDIT ]
|
[ DEL ]
📄 wm8400-private.h
59,376 B
SET
[ EDIT ]
|
[ DEL ]
📄 wm8400.h
1,213 B
SET
[ EDIT ]
|
[ DEL ]
📄 wm97xx.h
576 B
SET
[ EDIT ]
|
[ DEL ]
DELETE SELECTED
[ CLOSE ]
EDIT: ti_am335x_tscadc.h
#ifndef __LINUX_TI_AM335X_TSCADC_MFD_H #define __LINUX_TI_AM335X_TSCADC_MFD_H /* * TI Touch Screen / ADC MFD driver * * Copyright (C) 2012 Texas Instruments Incorporated - http://www.ti.com/ * * This program is free software; you can redistribute it and/or * modify it under the terms of the GNU General Public License as * published by the Free Software Foundation version 2. * * This program is distributed "as is" WITHOUT ANY WARRANTY of any * kind, whether express or implied; without even the implied warranty * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the * GNU General Public License for more details. */ #include <linux/mfd/core.h> #define REG_RAWIRQSTATUS 0x024 #define REG_IRQSTATUS 0x028 #define REG_IRQENABLE 0x02C #define REG_IRQCLR 0x030 #define REG_IRQWAKEUP 0x034 #define REG_DMAENABLE_SET 0x038 #define REG_DMAENABLE_CLEAR 0x03c #define REG_CTRL 0x040 #define REG_ADCFSM 0x044 #define REG_CLKDIV 0x04C #define REG_SE 0x054 #define REG_IDLECONFIG 0x058 #define REG_CHARGECONFIG 0x05C #define REG_CHARGEDELAY 0x060 #define REG_STEPCONFIG(n) (0x64 + ((n) * 8)) #define REG_STEPDELAY(n) (0x68 + ((n) * 8)) #define REG_FIFO0CNT 0xE4 #define REG_FIFO0THR 0xE8 #define REG_FIFO1CNT 0xF0 #define REG_FIFO1THR 0xF4 #define REG_DMA1REQ 0xF8 #define REG_FIFO0 0x100 #define REG_FIFO1 0x200 /* Register Bitfields */ /* IRQ wakeup enable */ #define IRQWKUP_ENB BIT(0) /* Step Enable */ #define STEPENB_MASK (0x1FFFF << 0) #define STEPENB(val) ((val) << 0) #define ENB(val) (1 << (val)) #define STPENB_STEPENB STEPENB(0x1FFFF) #define STPENB_STEPENB_TC STEPENB(0x1FFF) /* IRQ enable */ #define IRQENB_HW_PEN BIT(0) #define IRQENB_EOS BIT(1) #define IRQENB_FIFO0THRES BIT(2) #define IRQENB_FIFO0OVRRUN BIT(3) #define IRQENB_FIFO0UNDRFLW BIT(4) #define IRQENB_FIFO1THRES BIT(5) #define IRQENB_FIFO1OVRRUN BIT(6) #define IRQENB_FIFO1UNDRFLW BIT(7) #define IRQENB_PENUP BIT(9) /* Step Configuration */ #define STEPCONFIG_MODE_MASK (3 << 0) #define STEPCONFIG_MODE(val) ((val) << 0) #define STEPCONFIG_MODE_SWCNT STEPCONFIG_MODE(1) #define STEPCONFIG_MODE_HWSYNC STEPCONFIG_MODE(2) #define STEPCONFIG_AVG_MASK (7 << 2) #define STEPCONFIG_AVG(val) ((val) << 2) #define STEPCONFIG_AVG_16 STEPCONFIG_AVG(4) #define STEPCONFIG_XPP BIT(5) #define STEPCONFIG_XNN BIT(6) #define STEPCONFIG_YPP BIT(7) #define STEPCONFIG_YNN BIT(8) #define STEPCONFIG_XNP BIT(9) #define STEPCONFIG_YPN BIT(10) #define STEPCONFIG_INM_MASK (0xF << 15) #define STEPCONFIG_INM(val) ((val) << 15) #define STEPCONFIG_INM_ADCREFM STEPCONFIG_INM(8) #define STEPCONFIG_INP_MASK (0xF << 19) #define STEPCONFIG_INP(val) ((val) << 19) #define STEPCONFIG_INP_AN4 STEPCONFIG_INP(4) #define STEPCONFIG_INP_ADCREFM STEPCONFIG_INP(8) #define STEPCONFIG_FIFO1 BIT(26) /* Delay register */ #define STEPDELAY_OPEN_MASK (0x3FFFF << 0) #define STEPDELAY_OPEN(val) ((val) << 0) #define STEPCONFIG_OPENDLY STEPDELAY_OPEN(0x098) #define STEPDELAY_SAMPLE_MASK (0xFF << 24) #define STEPDELAY_SAMPLE(val) ((val) << 24) #define STEPCONFIG_SAMPLEDLY STEPDELAY_SAMPLE(0) /* Charge Config */ #define STEPCHARGE_RFP_MASK (7 << 12) #define STEPCHARGE_RFP(val) ((val) << 12) #define STEPCHARGE_RFP_XPUL STEPCHARGE_RFP(1) #define STEPCHARGE_INM_MASK (0xF << 15) #define STEPCHARGE_INM(val) ((val) << 15) #define STEPCHARGE_INM_AN1 STEPCHARGE_INM(1) #define STEPCHARGE_INP_MASK (0xF << 19) #define STEPCHARGE_INP(val) ((val) << 19) #define STEPCHARGE_RFM_MASK (3 << 23) #define STEPCHARGE_RFM(val) ((val) << 23) #define STEPCHARGE_RFM_XNUR STEPCHARGE_RFM(1) /* Charge delay */ #define CHARGEDLY_OPEN_MASK (0x3FFFF << 0) #define CHARGEDLY_OPEN(val) ((val) << 0) #define CHARGEDLY_OPENDLY CHARGEDLY_OPEN(0x400) /* Control register */ #define CNTRLREG_TSCSSENB BIT(0) #define CNTRLREG_STEPID BIT(1) #define CNTRLREG_STEPCONFIGWRT BIT(2) #define CNTRLREG_POWERDOWN BIT(4) #define CNTRLREG_AFE_CTRL_MASK (3 << 5) #define CNTRLREG_AFE_CTRL(val) ((val) << 5) #define CNTRLREG_4WIRE CNTRLREG_AFE_CTRL(1) #define CNTRLREG_5WIRE CNTRLREG_AFE_CTRL(2) #define CNTRLREG_8WIRE CNTRLREG_AFE_CTRL(3) #define CNTRLREG_TSCENB BIT(7) /* FIFO READ Register */ #define FIFOREAD_DATA_MASK (0xfff << 0) #define FIFOREAD_CHNLID_MASK (0xf << 16) /* DMA ENABLE/CLEAR Register */ #define DMA_FIFO0 BIT(0) #define DMA_FIFO1 BIT(1) /* Sequencer Status */ #define SEQ_STATUS BIT(5) #define CHARGE_STEP 0x11 #define ADC_CLK 3000000 #define TOTAL_STEPS 16 #define TOTAL_CHANNELS 8 #define FIFO1_THRESHOLD 19 /* * time in us for processing a single channel, calculated as follows: * * max num cycles = open delay + (sample delay + conv time) * averaging * * max num cycles: 262143 + (255 + 13) * 16 = 266431 * * clock frequency: 26MHz / 8 = 3.25MHz * clock period: 1 / 3.25MHz = 308ns * * max processing time: 266431 * 308ns = 83ms(approx) */ #define IDLE_TIMEOUT 83 /* milliseconds */ #define TSCADC_CELLS 2 struct ti_tscadc_dev { struct device *dev; struct regmap *regmap; void __iomem *tscadc_base; phys_addr_t tscadc_phys_base; int irq; int used_cells; /* 1-2 */ int tsc_wires; int tsc_cell; /* -1 if not used */ int adc_cell; /* -1 if not used */ struct mfd_cell cells[TSCADC_CELLS]; u32 reg_se_cache; bool adc_waiting; bool adc_in_use; wait_queue_head_t reg_se_wait; spinlock_t reg_lock; unsigned int clk_div; /* tsc device */ struct titsc *tsc; /* adc device */ struct adc_device *adc; }; static inline struct ti_tscadc_dev *ti_tscadc_dev_get(struct platform_device *p) { struct ti_tscadc_dev **tscadc_dev = p->dev.platform_data; return *tscadc_dev; } void am335x_tsc_se_set_cache(struct ti_tscadc_dev *tsadc, u32 val); void am335x_tsc_se_set_once(struct ti_tscadc_dev *tsadc, u32 val); void am335x_tsc_se_clr(struct ti_tscadc_dev *tsadc, u32 val); void am335x_tsc_se_adc_done(struct ti_tscadc_dev *tsadc); #endif