Geforce File Manager

NAME	SIZE	ACTIONS
📁 abx500		[ DEL ]
📁 arizona		[ DEL ]
📁 da9052		[ DEL ]
📁 da9055		[ DEL ]
📁 da9062		[ DEL ]
📁 da9063		[ DEL ]
📁 da9150		[ DEL ]
📁 mt6323		[ DEL ]
📁 mt6397		[ DEL ]
📁 pcf50633		[ DEL ]
📁 samsung		[ DEL ]
📁 syscon		[ DEL ]
📁 wm831x		[ DEL ]
📁 wm8350		[ DEL ]
📁 wm8994		[ DEL ]
📄 88pm80x.h	10,226 B	[ EDIT ] \| [ DEL ]
📄 88pm860x.h	13,654 B	[ EDIT ] \| [ DEL ]
📄 aat2870.h	4,651 B	[ EDIT ] \| [ DEL ]
📄 ab3100.h	4,262 B	[ EDIT ] \| [ DEL ]
📄 abx500.h	11,980 B	[ EDIT ] \| [ DEL ]
📄 ac100.h	6,267 B	[ EDIT ] \| [ DEL ]
📄 adp5520.h	8,499 B	[ EDIT ] \| [ DEL ]
📄 altera-a10sr.h	3,507 B	[ EDIT ] \| [ DEL ]
📄 as3711.h	2,960 B	[ EDIT ] \| [ DEL ]
📄 as3722.h	15,477 B	[ EDIT ] \| [ DEL ]
📄 asic3.h	12,514 B	[ EDIT ] \| [ DEL ]
📄 atmel-hlcdc.h	2,634 B	[ EDIT ] \| [ DEL ]
📄 axp20x.h	17,214 B	[ EDIT ] \| [ DEL ]
📄 bcm590xx.h	831 B	[ EDIT ] \| [ DEL ]
📄 bd9571mwv.h	3,712 B	[ EDIT ] \| [ DEL ]
📄 core.h	4,794 B	[ EDIT ] \| [ DEL ]
📄 cros_ec.h	10,595 B	[ EDIT ] \| [ DEL ]
📄 cros_ec_commands.h	87,508 B	[ EDIT ] \| [ DEL ]
📄 cros_ec_lpc_mec.h	2,838 B	[ EDIT ] \| [ DEL ]
📄 cros_ec_lpc_reg.h	1,949 B	[ EDIT ] \| [ DEL ]
📄 da8xx-cfgchip.h	7,501 B	[ EDIT ] \| [ DEL ]
📄 da903x.h	7,218 B	[ EDIT ] \| [ DEL ]
📄 davinci_voicecodec.h	3,323 B	[ EDIT ] \| [ DEL ]
📄 db8500-prcmu.h	22,205 B	[ EDIT ] \| [ DEL ]
📄 dbx500-prcmu.h	14,681 B	[ EDIT ] \| [ DEL ]
📄 dln2.h	3,617 B	[ EDIT ] \| [ DEL ]
📄 dm355evm_msp.h	2,879 B	[ EDIT ] \| [ DEL ]
📄 ds1wm.h	817 B	[ EDIT ] \| [ DEL ]
📄 ezx-pcap.h	7,932 B	[ EDIT ] \| [ DEL ]
📄 hi6421-pmic.h	1,329 B	[ EDIT ] \| [ DEL ]
📄 hi655x-pmic.h	2,076 B	[ EDIT ] \| [ DEL ]
📄 htc-pasic3.h	1,225 B	[ EDIT ] \| [ DEL ]
📄 imx25-tsadc.h	4,972 B	[ EDIT ] \| [ DEL ]
📄 intel_msic.h	16,376 B	[ EDIT ] \| [ DEL ]
📄 intel_soc_pmic.h	1,265 B	[ EDIT ] \| [ DEL ]
📄 intel_soc_pmic_bxtwc.h	2,053 B	[ EDIT ] \| [ DEL ]
📄 ipaq-micro.h	3,750 B	[ EDIT ] \| [ DEL ]
📄 janz.h	1,053 B	[ EDIT ] \| [ DEL ]
📄 kempld.h	4,260 B	[ EDIT ] \| [ DEL ]
📄 lm3533.h	2,650 B	[ EDIT ] \| [ DEL ]
📄 lochnagar.h	1,624 B	[ EDIT ] \| [ DEL ]
📄 lochnagar1_regs.h	7,896 B	[ EDIT ] \| [ DEL ]
📄 lochnagar2_regs.h	15,550 B	[ EDIT ] \| [ DEL ]
📄 lp3943.h	2,747 B	[ EDIT ] \| [ DEL ]
📄 lp873x.h	8,895 B	[ EDIT ] \| [ DEL ]
📄 lp87565.h	7,862 B	[ EDIT ] \| [ DEL ]
📄 lp8788-isink.h	1,218 B	[ EDIT ] \| [ DEL ]
📄 lp8788.h	8,573 B	[ EDIT ] \| [ DEL ]
📄 lpc_ich.h	1,261 B	[ EDIT ] \| [ DEL ]
📄 max14577-private.h	16,240 B	[ EDIT ] \| [ DEL ]
📄 max14577.h	2,745 B	[ EDIT ] \| [ DEL ]
📄 max77620.h	11,134 B	[ EDIT ] \| [ DEL ]
📄 max77686-private.h	13,526 B	[ EDIT ] \| [ DEL ]
📄 max77686.h	2,709 B	[ EDIT ] \| [ DEL ]
📄 max77693-common.h	1,303 B	[ EDIT ] \| [ DEL ]
📄 max77693-private.h	18,384 B	[ EDIT ] \| [ DEL ]
📄 max77693.h	2,295 B	[ EDIT ] \| [ DEL ]
📄 max77843-private.h	15,804 B	[ EDIT ] \| [ DEL ]
📄 max8907.h	7,701 B	[ EDIT ] \| [ DEL ]
📄 max8925.h	7,350 B	[ EDIT ] \| [ DEL ]
📄 max8997-private.h	12,733 B	[ EDIT ] \| [ DEL ]
📄 max8997.h	6,202 B	[ EDIT ] \| [ DEL ]
📄 max8998-private.h	5,126 B	[ EDIT ] \| [ DEL ]
📄 max8998.h	3,641 B	[ EDIT ] \| [ DEL ]
📄 mc13783.h	2,902 B	[ EDIT ] \| [ DEL ]
📄 mc13892.h	938 B	[ EDIT ] \| [ DEL ]
📄 mc13xxx.h	7,872 B	[ EDIT ] \| [ DEL ]
📄 mcp.h	1,816 B	[ EDIT ] \| [ DEL ]
📄 menelaus.h	1,284 B	[ EDIT ] \| [ DEL ]
📄 motorola-cpcap.h	12,797 B	[ EDIT ] \| [ DEL ]
📄 mxs-lradc.h	6,191 B	[ EDIT ] \| [ DEL ]
📄 palmas.h	152,645 B	[ EDIT ] \| [ DEL ]
📄 qcom_rpm.h	293 B	[ EDIT ] \| [ DEL ]
📄 rave-sp.h	1,414 B	[ EDIT ] \| [ DEL ]
📄 rc5t583.h	10,056 B	[ EDIT ] \| [ DEL ]
📄 rdc321x.h	591 B	[ EDIT ] \| [ DEL ]
📄 retu.h	723 B	[ EDIT ] \| [ DEL ]
📄 rk808.h	12,807 B	[ EDIT ] \| [ DEL ]
📄 rn5t618.h	7,519 B	[ EDIT ] \| [ DEL ]
📄 rt5033-private.h	8,026 B	[ EDIT ] \| [ DEL ]
📄 rt5033.h	1,243 B	[ EDIT ] \| [ DEL ]
📄 si476x-core.h	15,606 B	[ EDIT ] \| [ DEL ]
📄 si476x-platform.h	6,603 B	[ EDIT ] \| [ DEL ]
📄 si476x-reports.h	5,010 B	[ EDIT ] \| [ DEL ]
📄 sky81452.h	990 B	[ EDIT ] \| [ DEL ]
📄 smsc.h	2,921 B	[ EDIT ] \| [ DEL ]
📄 sta2x11-mfd.h	19,169 B	[ EDIT ] \| [ DEL ]
📄 stm32-lptimer.h	1,817 B	[ EDIT ] \| [ DEL ]
📄 stm32-timers.h	5,784 B	[ EDIT ] \| [ DEL ]
📄 stmpe.h	3,466 B	[ EDIT ] \| [ DEL ]
📄 stw481x.h	1,442 B	[ EDIT ] \| [ DEL ]
📄 sun4i-gpadc.h	3,710 B	[ EDIT ] \| [ DEL ]
📄 syscon.h	1,443 B	[ EDIT ] \| [ DEL ]
📄 t7l66xb.h	817 B	[ EDIT ] \| [ DEL ]
📄 tc3589x.h	3,999 B	[ EDIT ] \| [ DEL ]
📄 tc6387xb.h	516 B	[ EDIT ] \| [ DEL ]
📄 tc6393xb.h	1,548 B	[ EDIT ] \| [ DEL ]
📄 ti-lmu-register.h	7,613 B	[ EDIT ] \| [ DEL ]
📄 ti-lmu.h	1,822 B	[ EDIT ] \| [ DEL ]
📄 ti_am335x_tscadc.h	5,861 B	[ EDIT ] \| [ DEL ]
📄 tmio.h	4,098 B	[ EDIT ] \| [ DEL ]
📄 tps6105x.h	3,099 B	[ EDIT ] \| [ DEL ]
📄 tps65010.h	6,685 B	[ EDIT ] \| [ DEL ]
📄 tps6507x.h	5,055 B	[ EDIT ] \| [ DEL ]
📄 tps65086.h	3,580 B	[ EDIT ] \| [ DEL ]
📄 tps65090.h	4,491 B	[ EDIT ] \| [ DEL ]
📄 tps65217.h	8,435 B	[ EDIT ] \| [ DEL ]
📄 tps65218.h	8,033 B	[ EDIT ] \| [ DEL ]
📄 tps6586x.h	2,802 B	[ EDIT ] \| [ DEL ]
📄 tps65910.h	31,325 B	[ EDIT ] \| [ DEL ]
📄 tps65912.h	10,144 B	[ EDIT ] \| [ DEL ]
📄 tps68470.h	3,002 B	[ EDIT ] \| [ DEL ]
📄 tps80031.h	20,059 B	[ EDIT ] \| [ DEL ]
📄 twl.h	26,189 B	[ EDIT ] \| [ DEL ]
📄 twl4030-audio.h	8,741 B	[ EDIT ] \| [ DEL ]
📄 twl6040.h	7,328 B	[ EDIT ] \| [ DEL ]
📄 ucb1x00.h	6,728 B	[ EDIT ] \| [ DEL ]
📄 viperboard.h	3,022 B	[ EDIT ] \| [ DEL ]
📄 wl1273-core.h	8,496 B	[ EDIT ] \| [ DEL ]
📄 wm8400-audio.h	71,471 B	[ EDIT ] \| [ DEL ]
📄 wm8400-private.h	59,376 B	[ EDIT ] \| [ DEL ]
📄 wm8400.h	1,213 B	[ EDIT ] \| [ DEL ]
📄 wm97xx.h	576 B	[ EDIT ] \| [ DEL ]

[ CLOSE ]

EDIT: rt5033-private.h

/*
 * MFD core driver for Richtek RT5033
 *
 * Copyright (C) 2014 Samsung Electronics, Co., Ltd.
 * Author: Beomho Seo <beomho.seo@samsung.com>
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published bythe Free Software Foundation.
 */

#ifndef __RT5033_PRIVATE_H__
#define __RT5033_PRIVATE_H__

enum rt5033_reg {
	RT5033_REG_CHG_STAT		= 0x00,
	RT5033_REG_CHG_CTRL1		= 0x01,
	RT5033_REG_CHG_CTRL2		= 0x02,
	RT5033_REG_DEVICE_ID		= 0x03,
	RT5033_REG_CHG_CTRL3		= 0x04,
	RT5033_REG_CHG_CTRL4		= 0x05,
	RT5033_REG_CHG_CTRL5		= 0x06,
	RT5033_REG_RT_CTRL0		= 0x07,
	RT5033_REG_CHG_RESET		= 0x08,
	/* Reserved 0x09~0x18 */
	RT5033_REG_RT_CTRL1		= 0x19,
	/* Reserved 0x1A~0x20 */
	RT5033_REG_FLED_FUNCTION1	= 0x21,
	RT5033_REG_FLED_FUNCTION2	= 0x22,
	RT5033_REG_FLED_STROBE_CTRL1	= 0x23,
	RT5033_REG_FLED_STROBE_CTRL2	= 0x24,
	RT5033_REG_FLED_CTRL1		= 0x25,
	RT5033_REG_FLED_CTRL2		= 0x26,
	RT5033_REG_FLED_CTRL3		= 0x27,
	RT5033_REG_FLED_CTRL4		= 0x28,
	RT5033_REG_FLED_CTRL5		= 0x29,
	/* Reserved 0x2A~0x40 */
	RT5033_REG_CTRL			= 0x41,
	RT5033_REG_BUCK_CTRL		= 0x42,
	RT5033_REG_LDO_CTRL		= 0x43,
	/* Reserved 0x44~0x46 */
	RT5033_REG_MANUAL_RESET_CTRL	= 0x47,
	/* Reserved 0x48~0x5F */
	RT5033_REG_CHG_IRQ1		= 0x60,
	RT5033_REG_CHG_IRQ2		= 0x61,
	RT5033_REG_CHG_IRQ3		= 0x62,
	RT5033_REG_CHG_IRQ1_CTRL	= 0x63,
	RT5033_REG_CHG_IRQ2_CTRL	= 0x64,
	RT5033_REG_CHG_IRQ3_CTRL	= 0x65,
	RT5033_REG_LED_IRQ_STAT		= 0x66,
	RT5033_REG_LED_IRQ_CTRL		= 0x67,
	RT5033_REG_PMIC_IRQ_STAT	= 0x68,
	RT5033_REG_PMIC_IRQ_CTRL	= 0x69,
	RT5033_REG_SHDN_CTRL		= 0x6A,
	RT5033_REG_OFF_EVENT		= 0x6B,

RT5033_REG_END,
};

/* RT5033 Charger state register */
#define RT5033_CHG_STAT_MASK		0x20
#define RT5033_CHG_STAT_DISCHARGING	0x00
#define RT5033_CHG_STAT_FULL		0x10
#define RT5033_CHG_STAT_CHARGING	0x20
#define RT5033_CHG_STAT_NOT_CHARGING	0x30
#define RT5033_CHG_STAT_TYPE_MASK	0x60
#define RT5033_CHG_STAT_TYPE_PRE	0x20
#define RT5033_CHG_STAT_TYPE_FAST	0x60

/* RT5033 CHGCTRL1 register */
#define RT5033_CHGCTRL1_IAICR_MASK	0xe0
#define RT5033_CHGCTRL1_MODE_MASK	0x01

/* RT5033 CHGCTRL2 register */
#define RT5033_CHGCTRL2_CV_MASK		0xfc

/* RT5033 CHGCTRL3 register */
#define RT5033_CHGCTRL3_CFO_EN_MASK	0x40
#define RT5033_CHGCTRL3_TIMER_MASK	0x38
#define RT5033_CHGCTRL3_TIMER_EN_MASK	0x01

/* RT5033 CHGCTRL4 register */
#define RT5033_CHGCTRL4_EOC_MASK	0x07
#define RT5033_CHGCTRL4_IPREC_MASK	0x18

/* RT5033 CHGCTRL5 register */
#define RT5033_CHGCTRL5_VPREC_MASK	0x0f
#define RT5033_CHGCTRL5_ICHG_MASK	0xf0
#define RT5033_CHGCTRL5_ICHG_SHIFT	0x04
#define RT5033_CHG_MAX_CURRENT		0x0d

/* RT5033 RT CTRL1 register */
#define RT5033_RT_CTRL1_UUG_MASK	0x02
#define RT5033_RT_HZ_MASK		0x01

/* RT5033 control register */
#define RT5033_CTRL_FCCM_BUCK_MASK		0x00
#define RT5033_CTRL_BUCKOMS_MASK		0x01
#define RT5033_CTRL_LDOOMS_MASK			0x02
#define RT5033_CTRL_SLDOOMS_MASK		0x03
#define RT5033_CTRL_EN_BUCK_MASK		0x04
#define RT5033_CTRL_EN_LDO_MASK			0x05
#define RT5033_CTRL_EN_SAFE_LDO_MASK		0x06
#define RT5033_CTRL_LDO_SLEEP_MASK		0x07

/* RT5033 BUCK control register */
#define RT5033_BUCK_CTRL_MASK			0x1f

/* RT5033 LDO control register */
#define RT5033_LDO_CTRL_MASK			0x1f

/* RT5033 charger property - model, manufacturer */

#define RT5033_CHARGER_MODEL	"RT5033WSC Charger"
#define RT5033_MANUFACTURER	"Richtek Technology Corporation"

/*
 * RT5033 charger fast-charge current lmits (as in CHGCTRL1 register),
 * AICR mode limits the input current for example,
 * the AIRC 100 mode limits the input current to 100 mA.
 */
#define RT5033_AICR_100_MODE			0x20
#define RT5033_AICR_500_MODE			0x40
#define RT5033_AICR_700_MODE			0x60
#define RT5033_AICR_900_MODE			0x80
#define RT5033_AICR_1500_MODE			0xc0
#define RT5033_AICR_2000_MODE			0xe0
#define RT5033_AICR_MODE_MASK			0xe0

/* RT5033 use internal timer need to set time */
#define RT5033_FAST_CHARGE_TIMER4		0x00
#define RT5033_FAST_CHARGE_TIMER6		0x01
#define RT5033_FAST_CHARGE_TIMER8		0x02
#define RT5033_FAST_CHARGE_TIMER9		0x03
#define RT5033_FAST_CHARGE_TIMER12		0x04
#define RT5033_FAST_CHARGE_TIMER14		0x05
#define RT5033_FAST_CHARGE_TIMER16		0x06

#define RT5033_INT_TIMER_ENABLE			0x01

/* RT5033 charger termination enable mask */
#define RT5033_TE_ENABLE_MASK			0x08

/*
 * RT5033 charger opa mode. RT50300 have two opa mode charger mode
 * and boost mode for OTG
 */

#define RT5033_CHARGER_MODE			0x00
#define RT5033_BOOST_MODE			0x01

/* RT5033 charger termination enable */
#define RT5033_TE_ENABLE			0x08

/* RT5033 charger CFO enable */
#define RT5033_CFO_ENABLE			0x40

/* RT5033 charger constant charge voltage (as in CHGCTRL2 register), uV */
#define RT5033_CHARGER_CONST_VOLTAGE_LIMIT_MIN	3650000U
#define RT5033_CHARGER_CONST_VOLTAGE_STEP_NUM   25000U
#define RT5033_CHARGER_CONST_VOLTAGE_LIMIT_MAX	4400000U

/* RT5033 charger pre-charge current limits (as in CHGCTRL4 register), uA */
#define RT5033_CHARGER_PRE_CURRENT_LIMIT_MIN	350000U
#define RT5033_CHARGER_PRE_CURRENT_STEP_NUM	100000U
#define RT5033_CHARGER_PRE_CURRENT_LIMIT_MAX	650000U

/* RT5033 charger fast-charge current (as in CHGCTRL5 register), uA */
#define RT5033_CHARGER_FAST_CURRENT_MIN		700000U
#define RT5033_CHARGER_FAST_CURRENT_STEP_NUM	100000U
#define RT5033_CHARGER_FAST_CURRENT_MAX		2000000U

/*
 * RT5033 charger const-charge end of charger current (
 * as in CHGCTRL4 register), uA
 */
#define RT5033_CHARGER_EOC_MIN			150000U
#define RT5033_CHARGER_EOC_REF			300000U
#define RT5033_CHARGER_EOC_STEP_NUM1		50000U
#define RT5033_CHARGER_EOC_STEP_NUM2		100000U
#define RT5033_CHARGER_EOC_MAX			600000U

/*
 * RT5033 charger pre-charge threshold volt limits
 * (as in CHGCTRL5 register), uV
 */

#define RT5033_CHARGER_PRE_THRESHOLD_LIMIT_MIN	2300000U
#define RT5033_CHARGER_PRE_THRESHOLD_STEP_NUM	100000U
#define RT5033_CHARGER_PRE_THRESHOLD_LIMIT_MAX	3800000U

/*
 * RT5033 charger enable UUG, If UUG enable MOS auto control by H/W charger
 * circuit.
 */
#define RT5033_CHARGER_UUG_ENABLE		0x02

/* RT5033 charger High impedance mode */
#define RT5033_CHARGER_HZ_DISABLE		0x00
#define RT5033_CHARGER_HZ_ENABLE		0x01

/* RT5033 regulator BUCK output voltage uV */
#define RT5033_REGULATOR_BUCK_VOLTAGE_MIN		1000000U
#define RT5033_REGULATOR_BUCK_VOLTAGE_MAX		3000000U
#define RT5033_REGULATOR_BUCK_VOLTAGE_STEP		100000U
#define RT5033_REGULATOR_BUCK_VOLTAGE_STEP_NUM		32

/* RT5033 regulator LDO output voltage uV */
#define RT5033_REGULATOR_LDO_VOLTAGE_MIN		1200000U
#define RT5033_REGULATOR_LDO_VOLTAGE_MAX		3000000U
#define RT5033_REGULATOR_LDO_VOLTAGE_STEP		100000U
#define RT5033_REGULATOR_LDO_VOLTAGE_STEP_NUM		32

/* RT5033 regulator SAFE LDO output voltage uV */
#define RT5033_REGULATOR_SAFE_LDO_VOLTAGE		4900000U

enum rt5033_fuel_reg {
	RT5033_FUEL_REG_OCV_H		= 0x00,
	RT5033_FUEL_REG_OCV_L		= 0x01,
	RT5033_FUEL_REG_VBAT_H		= 0x02,
	RT5033_FUEL_REG_VBAT_L		= 0x03,
	RT5033_FUEL_REG_SOC_H		= 0x04,
	RT5033_FUEL_REG_SOC_L		= 0x05,
	RT5033_FUEL_REG_CTRL_H		= 0x06,
	RT5033_FUEL_REG_CTRL_L		= 0x07,
	RT5033_FUEL_REG_CRATE		= 0x08,
	RT5033_FUEL_REG_DEVICE_ID	= 0x09,
	RT5033_FUEL_REG_AVG_VOLT_H	= 0x0A,
	RT5033_FUEL_REG_AVG_VOLT_L	= 0x0B,
	RT5033_FUEL_REG_CONFIG_H	= 0x0C,
	RT5033_FUEL_REG_CONFIG_L	= 0x0D,
	/* Reserved 0x0E~0x0F */
	RT5033_FUEL_REG_IRQ_CTRL	= 0x10,
	RT5033_FUEL_REG_IRQ_FLAG	= 0x11,
	RT5033_FUEL_VMIN		= 0x12,
	RT5033_FUEL_SMIN		= 0x13,
	/* Reserved 0x14~0x1F */
	RT5033_FUEL_VGCOMP1		= 0x20,
	RT5033_FUEL_VGCOMP2		= 0x21,
	RT5033_FUEL_VGCOMP3		= 0x22,
	RT5033_FUEL_VGCOMP4		= 0x23,
	/* Reserved 0x24~0xFD */
	RT5033_FUEL_MFA_H		= 0xFE,
	RT5033_FUEL_MFA_L		= 0xFF,

RT5033_FUEL_REG_END,
};

/* RT5033 fuel gauge battery present property */
#define RT5033_FUEL_BAT_PRESENT		0x02

/* RT5033 PMIC interrupts */
#define RT5033_PMIC_IRQ_BUCKOCP		2
#define RT5033_PMIC_IRQ_BUCKLV		3
#define RT5033_PMIC_IRQ_SAFELDOLV	4
#define RT5033_PMIC_IRQ_LDOLV		5
#define RT5033_PMIC_IRQ_OT		6
#define RT5033_PMIC_IRQ_VDDA_UV		7

#endif /* __RT5033_PRIVATE_H__ */