[ SYSTEM ]: Linux srv.persadacompanies.com 4.18.0-553.56.1.el8_10.x86_64 #1 SMP Tue Jun 10 05:00:59 EDT 2025 x86_64
[ SERVER ]: Apache | PHP: 8.4.20
[ USER ]: persadamedika | IP: 45.64.1.108
GEFORCE FILE MANAGER
/
usr
/
src
/
kernels
/
4.18.0-553.63.1.el8_10.x86_64
/
include
/
dt-bindings
/
pinctrl
/
UPLOAD:
NAME
SIZE
QUICK PERMS
ACTIONS
📄 am33xx.h
1,043 B
SET
[ EDIT ]
|
[ DEL ]
📄 am43xx.h
1,758 B
SET
[ EDIT ]
|
[ DEL ]
📄 at91.h
1,245 B
SET
[ EDIT ]
|
[ DEL ]
📄 bcm2835.h
911 B
SET
[ EDIT ]
|
[ DEL ]
📄 brcm,pinctrl-stingray.h
2,718 B
SET
[ EDIT ]
|
[ DEL ]
📄 dm814x.h
1,277 B
SET
[ EDIT ]
|
[ DEL ]
📄 dra.h
2,693 B
SET
[ EDIT ]
|
[ DEL ]
📄 hisi.h
2,069 B
SET
[ EDIT ]
|
[ DEL ]
📄 keystone.h
1,167 B
SET
[ EDIT ]
|
[ DEL ]
📄 mt6397-pinfunc.h
13,432 B
SET
[ EDIT ]
|
[ DEL ]
📄 mt65xx.h
1,210 B
SET
[ EDIT ]
|
[ DEL ]
📄 mt7623-pinfunc.h
32,417 B
SET
[ EDIT ]
|
[ DEL ]
📄 nomadik.h
758 B
SET
[ EDIT ]
|
[ DEL ]
📄 omap.h
3,076 B
SET
[ EDIT ]
|
[ DEL ]
📄 pinctrl-tegra-xusb.h
240 B
SET
[ EDIT ]
|
[ DEL ]
📄 pinctrl-tegra.h
1,466 B
SET
[ EDIT ]
|
[ DEL ]
📄 qcom,pmic-gpio.h
5,402 B
SET
[ EDIT ]
|
[ DEL ]
📄 qcom,pmic-mpp.h
2,721 B
SET
[ EDIT ]
|
[ DEL ]
📄 r7s72100-pinctrl.h
517 B
SET
[ EDIT ]
|
[ DEL ]
📄 rockchip.h
1,571 B
SET
[ EDIT ]
|
[ DEL ]
📄 samsung.h
2,481 B
SET
[ EDIT ]
|
[ DEL ]
📄 stm32-pinfunc.h
814 B
SET
[ EDIT ]
|
[ DEL ]
📄 sun4i-a10.h
2,606 B
SET
[ EDIT ]
|
[ DEL ]
DELETE SELECTED
[ CLOSE ]
EDIT: omap.h
/* SPDX-License-Identifier: GPL-2.0 */ /* * This header provides constants for OMAP pinctrl bindings. * * Copyright (C) 2009 Nokia * Copyright (C) 2009-2010 Texas Instruments */ #ifndef _DT_BINDINGS_PINCTRL_OMAP_H #define _DT_BINDINGS_PINCTRL_OMAP_H /* 34xx mux mode options for each pin. See TRM for options */ #define MUX_MODE0 0 #define MUX_MODE1 1 #define MUX_MODE2 2 #define MUX_MODE3 3 #define MUX_MODE4 4 #define MUX_MODE5 5 #define MUX_MODE6 6 #define MUX_MODE7 7 /* 24xx/34xx mux bit defines */ #define PULL_ENA (1 << 3) #define PULL_UP (1 << 4) #define ALTELECTRICALSEL (1 << 5) /* omap3/4/5 specific mux bit defines */ #define INPUT_EN (1 << 8) #define OFF_EN (1 << 9) #define OFFOUT_EN (1 << 10) #define OFFOUT_VAL (1 << 11) #define OFF_PULL_EN (1 << 12) #define OFF_PULL_UP (1 << 13) #define WAKEUP_EN (1 << 14) #define WAKEUP_EVENT (1 << 15) /* Active pin states */ #define PIN_OUTPUT 0 #define PIN_OUTPUT_PULLUP (PIN_OUTPUT | PULL_ENA | PULL_UP) #define PIN_OUTPUT_PULLDOWN (PIN_OUTPUT | PULL_ENA) #define PIN_INPUT INPUT_EN #define PIN_INPUT_PULLUP (PULL_ENA | INPUT_EN | PULL_UP) #define PIN_INPUT_PULLDOWN (PULL_ENA | INPUT_EN) /* Off mode states */ #define PIN_OFF_NONE 0 #define PIN_OFF_OUTPUT_HIGH (OFF_EN | OFFOUT_EN | OFFOUT_VAL) #define PIN_OFF_OUTPUT_LOW (OFF_EN | OFFOUT_EN) #define PIN_OFF_INPUT_PULLUP (OFF_EN | OFFOUT_EN | OFF_PULL_EN | OFF_PULL_UP) #define PIN_OFF_INPUT_PULLDOWN (OFF_EN | OFFOUT_EN | OFF_PULL_EN) #define PIN_OFF_WAKEUPENABLE WAKEUP_EN /* * Macros to allow using the absolute physical address instead of the * padconf registers instead of the offset from padconf base. */ #define OMAP_IOPAD_OFFSET(pa, offset) (((pa) & 0xffff) - (offset)) #define OMAP2420_CORE_IOPAD(pa, val) OMAP_IOPAD_OFFSET((pa), 0x0030) (val) #define OMAP2430_CORE_IOPAD(pa, val) OMAP_IOPAD_OFFSET((pa), 0x2030) (val) #define OMAP3_CORE1_IOPAD(pa, val) OMAP_IOPAD_OFFSET((pa), 0x2030) (val) #define OMAP3430_CORE2_IOPAD(pa, val) OMAP_IOPAD_OFFSET((pa), 0x25d8) (val) #define OMAP3630_CORE2_IOPAD(pa, val) OMAP_IOPAD_OFFSET((pa), 0x25a0) (val) #define OMAP3_WKUP_IOPAD(pa, val) OMAP_IOPAD_OFFSET((pa), 0x2a00) (val) #define DM814X_IOPAD(pa, val) OMAP_IOPAD_OFFSET((pa), 0x0800) (val) #define DM816X_IOPAD(pa, val) OMAP_IOPAD_OFFSET((pa), 0x0800) (val) #define AM33XX_IOPAD(pa, val) OMAP_IOPAD_OFFSET((pa), 0x0800) (val) /* * Macros to allow using the offset from the padconf physical address * instead of the offset from padconf base. */ #define OMAP_PADCONF_OFFSET(offset, base_offset) ((offset) - (base_offset)) #define OMAP4_IOPAD(offset, val) OMAP_PADCONF_OFFSET((offset), 0x0040) (val) #define OMAP5_IOPAD(offset, val) OMAP_PADCONF_OFFSET((offset), 0x0040) (val) /* * Define some commonly used pins configured by the boards. * Note that some boards use alternative pins, so check * the schematics before using these. */ #define OMAP3_UART1_RX 0x152 #define OMAP3_UART2_RX 0x14a #define OMAP3_UART3_RX 0x16e #define OMAP4_UART2_RX 0xdc #define OMAP4_UART3_RX 0x104 #define OMAP4_UART4_RX 0x11c #endif