[ SYSTEM ]: Linux srv.persadacompanies.com 4.18.0-553.56.1.el8_10.x86_64 #1 SMP Tue Jun 10 05:00:59 EDT 2025 x86_64
[ SERVER ]: Apache | PHP: 8.4.20
[ USER ]: persadamedika | IP: 45.64.1.108
GEFORCE FILE MANAGER
/
usr
/
src
/
kernels
/
4.18.0-553.64.1.el8_10.x86_64
/
include
/
linux
/
mtd
/
UPLOAD:
NAME
SIZE
QUICK PERMS
ACTIONS
📄 bbm.h
5,947 B
SET
[ EDIT ]
|
[ DEL ]
📄 blktrans.h
2,852 B
SET
[ EDIT ]
|
[ DEL ]
📄 cfi.h
10,534 B
SET
[ EDIT ]
|
[ DEL ]
📄 cfi_endian.h
2,186 B
SET
[ EDIT ]
|
[ DEL ]
📄 concat.h
1,165 B
SET
[ EDIT ]
|
[ DEL ]
📄 doc2000.h
6,177 B
SET
[ EDIT ]
|
[ DEL ]
📄 flashchip.h
3,149 B
SET
[ EDIT ]
|
[ DEL ]
📄 ftl.h
2,551 B
SET
[ EDIT ]
|
[ DEL ]
📄 gen_probe.h
1,287 B
SET
[ EDIT ]
|
[ DEL ]
📄 inftl.h
1,599 B
SET
[ EDIT ]
|
[ DEL ]
📄 latch-addr-flash.h
716 B
SET
[ EDIT ]
|
[ DEL ]
📄 lpc32xx_mlc.h
531 B
SET
[ EDIT ]
|
[ DEL ]
📄 lpc32xx_slc.h
531 B
SET
[ EDIT ]
|
[ DEL ]
📄 map.h
13,688 B
SET
[ EDIT ]
|
[ DEL ]
📄 mtd.h
19,821 B
SET
[ EDIT ]
|
[ DEL ]
📄 mtdram.h
257 B
SET
[ EDIT ]
|
[ DEL ]
📄 nand-gpio.h
330 B
SET
[ EDIT ]
|
[ DEL ]
📄 nand.h
21,048 B
SET
[ EDIT ]
|
[ DEL ]
📄 nand_bch.h
1,602 B
SET
[ EDIT ]
|
[ DEL ]
📄 nand_ecc.h
1,140 B
SET
[ EDIT ]
|
[ DEL ]
📄 ndfc.h
2,219 B
SET
[ EDIT ]
|
[ DEL ]
📄 nftl.h
2,406 B
SET
[ EDIT ]
|
[ DEL ]
📄 onenand.h
8,059 B
SET
[ EDIT ]
|
[ DEL ]
📄 onenand_regs.h
7,320 B
SET
[ EDIT ]
|
[ DEL ]
📄 partitions.h
3,882 B
SET
[ EDIT ]
|
[ DEL ]
📄 pfow.h
5,682 B
SET
[ EDIT ]
|
[ DEL ]
📄 physmap.h
1,024 B
SET
[ EDIT ]
|
[ DEL ]
📄 pismo.h
440 B
SET
[ EDIT ]
|
[ DEL ]
📄 plat-ram.h
817 B
SET
[ EDIT ]
|
[ DEL ]
📄 qinfo.h
2,531 B
SET
[ EDIT ]
|
[ DEL ]
📄 rawnand.h
55,012 B
SET
[ EDIT ]
|
[ DEL ]
📄 sh_flctl.h
6,559 B
SET
[ EDIT ]
|
[ DEL ]
📄 sharpsl.h
587 B
SET
[ EDIT ]
|
[ DEL ]
📄 spear_smi.h
1,714 B
SET
[ EDIT ]
|
[ DEL ]
📄 spi-nor.h
15,169 B
SET
[ EDIT ]
|
[ DEL ]
📄 super.h
785 B
SET
[ EDIT ]
|
[ DEL ]
📄 ubi.h
10,579 B
SET
[ EDIT ]
|
[ DEL ]
📄 xip.h
2,723 B
SET
[ EDIT ]
|
[ DEL ]
DELETE SELECTED
[ CLOSE ]
EDIT: ndfc.h
/* * Copyright (c) 2006 Thomas Gleixner <tglx@linutronix.de> * * This program is free software; you can redistribute it and/or modify * it under the terms of the GNU General Public License version 2 as * published by the Free Software Foundation. * * Info: * Contains defines, datastructures for ndfc nand controller * */ #ifndef __LINUX_MTD_NDFC_H #define __LINUX_MTD_NDFC_H /* NDFC Register definitions */ #define NDFC_CMD 0x00 #define NDFC_ALE 0x04 #define NDFC_DATA 0x08 #define NDFC_ECC 0x10 #define NDFC_BCFG0 0x30 #define NDFC_BCFG1 0x34 #define NDFC_BCFG2 0x38 #define NDFC_BCFG3 0x3c #define NDFC_CCR 0x40 #define NDFC_STAT 0x44 #define NDFC_HWCTL 0x48 #define NDFC_REVID 0x50 #define NDFC_STAT_IS_READY 0x01000000 #define NDFC_CCR_RESET_CE 0x80000000 /* CE Reset */ #define NDFC_CCR_RESET_ECC 0x40000000 /* ECC Reset */ #define NDFC_CCR_RIE 0x20000000 /* Interrupt Enable on Device Rdy */ #define NDFC_CCR_REN 0x10000000 /* Enable wait for Rdy in LinearR */ #define NDFC_CCR_ROMEN 0x08000000 /* Enable ROM In LinearR */ #define NDFC_CCR_ARE 0x04000000 /* Auto-Read Enable */ #define NDFC_CCR_BS(x) (((x) & 0x3) << 24) /* Select Bank on CE[x] */ #define NDFC_CCR_BS_MASK 0x03000000 /* Select Bank */ #define NDFC_CCR_ARAC0 0x00000000 /* 3 Addr, 1 Col 2 Row 512b page */ #define NDFC_CCR_ARAC1 0x00001000 /* 4 Addr, 1 Col 3 Row 512b page */ #define NDFC_CCR_ARAC2 0x00002000 /* 4 Addr, 2 Col 2 Row 2K page */ #define NDFC_CCR_ARAC3 0x00003000 /* 5 Addr, 2 Col 3 Row 2K page */ #define NDFC_CCR_ARAC_MASK 0x00003000 /* Auto-Read mode Addr Cycles */ #define NDFC_CCR_RPG 0x0000C000 /* Auto-Read Page */ #define NDFC_CCR_EBCC 0x00000004 /* EBC Configuration Completed */ #define NDFC_CCR_DHC 0x00000002 /* Direct Hardware Control Enable */ #define NDFC_BxCFG_EN 0x80000000 /* Bank Enable */ #define NDFC_BxCFG_CED 0x40000000 /* nCE Style */ #define NDFC_BxCFG_SZ_MASK 0x08000000 /* Bank Size */ #define NDFC_BxCFG_SZ_8BIT 0x00000000 /* 8bit */ #define NDFC_BxCFG_SZ_16BIT 0x08000000 /* 16bit */ #define NDFC_MAX_BANKS 4 struct ndfc_controller_settings { uint32_t ccr_settings; uint64_t ndfc_erpn; }; struct ndfc_chip_settings { uint32_t bank_settings; }; #endif