[ SYSTEM ]: Linux srv.persadacompanies.com 4.18.0-553.56.1.el8_10.x86_64 #1 SMP Tue Jun 10 05:00:59 EDT 2025 x86_64
[ SERVER ]: Apache | PHP: 8.4.20
[ USER ]: persadamedika | IP: 45.64.1.108
GEFORCE FILE MANAGER
/
usr
/
src
/
kernels
/
4.18.0-553.56.1.el8_10.x86_64
/
include
/
linux
/
mfd
/
UPLOAD:
NAME
SIZE
QUICK PERMS
ACTIONS
📁 abx500
SET
[ DEL ]
📁 arizona
SET
[ DEL ]
📁 da9052
SET
[ DEL ]
📁 da9055
SET
[ DEL ]
📁 da9062
SET
[ DEL ]
📁 da9063
SET
[ DEL ]
📁 da9150
SET
[ DEL ]
📁 mt6323
SET
[ DEL ]
📁 mt6397
SET
[ DEL ]
📁 pcf50633
SET
[ DEL ]
📁 samsung
SET
[ DEL ]
📁 syscon
SET
[ DEL ]
📁 wm831x
SET
[ DEL ]
📁 wm8350
SET
[ DEL ]
📁 wm8994
SET
[ DEL ]
📄 88pm80x.h
10,226 B
SET
[ EDIT ]
|
[ DEL ]
📄 88pm860x.h
13,654 B
SET
[ EDIT ]
|
[ DEL ]
📄 aat2870.h
4,651 B
SET
[ EDIT ]
|
[ DEL ]
📄 ab3100.h
4,262 B
SET
[ EDIT ]
|
[ DEL ]
📄 abx500.h
11,980 B
SET
[ EDIT ]
|
[ DEL ]
📄 ac100.h
6,267 B
SET
[ EDIT ]
|
[ DEL ]
📄 adp5520.h
8,499 B
SET
[ EDIT ]
|
[ DEL ]
📄 altera-a10sr.h
3,507 B
SET
[ EDIT ]
|
[ DEL ]
📄 as3711.h
2,960 B
SET
[ EDIT ]
|
[ DEL ]
📄 as3722.h
15,477 B
SET
[ EDIT ]
|
[ DEL ]
📄 asic3.h
12,514 B
SET
[ EDIT ]
|
[ DEL ]
📄 atmel-hlcdc.h
2,634 B
SET
[ EDIT ]
|
[ DEL ]
📄 axp20x.h
17,214 B
SET
[ EDIT ]
|
[ DEL ]
📄 bcm590xx.h
831 B
SET
[ EDIT ]
|
[ DEL ]
📄 bd9571mwv.h
3,712 B
SET
[ EDIT ]
|
[ DEL ]
📄 core.h
4,794 B
SET
[ EDIT ]
|
[ DEL ]
📄 cros_ec.h
10,595 B
SET
[ EDIT ]
|
[ DEL ]
📄 cros_ec_commands.h
87,508 B
SET
[ EDIT ]
|
[ DEL ]
📄 cros_ec_lpc_mec.h
2,838 B
SET
[ EDIT ]
|
[ DEL ]
📄 cros_ec_lpc_reg.h
1,949 B
SET
[ EDIT ]
|
[ DEL ]
📄 da8xx-cfgchip.h
7,501 B
SET
[ EDIT ]
|
[ DEL ]
📄 da903x.h
7,218 B
SET
[ EDIT ]
|
[ DEL ]
📄 davinci_voicecodec.h
3,323 B
SET
[ EDIT ]
|
[ DEL ]
📄 db8500-prcmu.h
22,205 B
SET
[ EDIT ]
|
[ DEL ]
📄 dbx500-prcmu.h
14,681 B
SET
[ EDIT ]
|
[ DEL ]
📄 dln2.h
3,617 B
SET
[ EDIT ]
|
[ DEL ]
📄 dm355evm_msp.h
2,879 B
SET
[ EDIT ]
|
[ DEL ]
📄 ds1wm.h
817 B
SET
[ EDIT ]
|
[ DEL ]
📄 ezx-pcap.h
7,932 B
SET
[ EDIT ]
|
[ DEL ]
📄 hi6421-pmic.h
1,329 B
SET
[ EDIT ]
|
[ DEL ]
📄 hi655x-pmic.h
2,076 B
SET
[ EDIT ]
|
[ DEL ]
📄 htc-pasic3.h
1,225 B
SET
[ EDIT ]
|
[ DEL ]
📄 imx25-tsadc.h
4,972 B
SET
[ EDIT ]
|
[ DEL ]
📄 intel_msic.h
16,376 B
SET
[ EDIT ]
|
[ DEL ]
📄 intel_soc_pmic.h
1,265 B
SET
[ EDIT ]
|
[ DEL ]
📄 intel_soc_pmic_bxtwc.h
2,053 B
SET
[ EDIT ]
|
[ DEL ]
📄 ipaq-micro.h
3,750 B
SET
[ EDIT ]
|
[ DEL ]
📄 janz.h
1,053 B
SET
[ EDIT ]
|
[ DEL ]
📄 kempld.h
4,260 B
SET
[ EDIT ]
|
[ DEL ]
📄 lm3533.h
2,650 B
SET
[ EDIT ]
|
[ DEL ]
📄 lochnagar.h
1,624 B
SET
[ EDIT ]
|
[ DEL ]
📄 lochnagar1_regs.h
7,896 B
SET
[ EDIT ]
|
[ DEL ]
📄 lochnagar2_regs.h
15,550 B
SET
[ EDIT ]
|
[ DEL ]
📄 lp3943.h
2,747 B
SET
[ EDIT ]
|
[ DEL ]
📄 lp873x.h
8,895 B
SET
[ EDIT ]
|
[ DEL ]
📄 lp87565.h
7,862 B
SET
[ EDIT ]
|
[ DEL ]
📄 lp8788-isink.h
1,218 B
SET
[ EDIT ]
|
[ DEL ]
📄 lp8788.h
8,573 B
SET
[ EDIT ]
|
[ DEL ]
📄 lpc_ich.h
1,261 B
SET
[ EDIT ]
|
[ DEL ]
📄 max14577-private.h
16,240 B
SET
[ EDIT ]
|
[ DEL ]
📄 max14577.h
2,745 B
SET
[ EDIT ]
|
[ DEL ]
📄 max77620.h
11,134 B
SET
[ EDIT ]
|
[ DEL ]
📄 max77686-private.h
13,526 B
SET
[ EDIT ]
|
[ DEL ]
📄 max77686.h
2,709 B
SET
[ EDIT ]
|
[ DEL ]
📄 max77693-common.h
1,303 B
SET
[ EDIT ]
|
[ DEL ]
📄 max77693-private.h
18,384 B
SET
[ EDIT ]
|
[ DEL ]
📄 max77693.h
2,295 B
SET
[ EDIT ]
|
[ DEL ]
📄 max77843-private.h
15,804 B
SET
[ EDIT ]
|
[ DEL ]
📄 max8907.h
7,701 B
SET
[ EDIT ]
|
[ DEL ]
📄 max8925.h
7,350 B
SET
[ EDIT ]
|
[ DEL ]
📄 max8997-private.h
12,733 B
SET
[ EDIT ]
|
[ DEL ]
📄 max8997.h
6,202 B
SET
[ EDIT ]
|
[ DEL ]
📄 max8998-private.h
5,126 B
SET
[ EDIT ]
|
[ DEL ]
📄 max8998.h
3,641 B
SET
[ EDIT ]
|
[ DEL ]
📄 mc13783.h
2,902 B
SET
[ EDIT ]
|
[ DEL ]
📄 mc13892.h
938 B
SET
[ EDIT ]
|
[ DEL ]
📄 mc13xxx.h
7,872 B
SET
[ EDIT ]
|
[ DEL ]
📄 mcp.h
1,816 B
SET
[ EDIT ]
|
[ DEL ]
📄 menelaus.h
1,284 B
SET
[ EDIT ]
|
[ DEL ]
📄 motorola-cpcap.h
12,797 B
SET
[ EDIT ]
|
[ DEL ]
📄 mxs-lradc.h
6,191 B
SET
[ EDIT ]
|
[ DEL ]
📄 palmas.h
152,645 B
SET
[ EDIT ]
|
[ DEL ]
📄 qcom_rpm.h
293 B
SET
[ EDIT ]
|
[ DEL ]
📄 rave-sp.h
1,414 B
SET
[ EDIT ]
|
[ DEL ]
📄 rc5t583.h
10,056 B
SET
[ EDIT ]
|
[ DEL ]
📄 rdc321x.h
591 B
SET
[ EDIT ]
|
[ DEL ]
📄 retu.h
723 B
SET
[ EDIT ]
|
[ DEL ]
📄 rk808.h
12,807 B
SET
[ EDIT ]
|
[ DEL ]
📄 rn5t618.h
7,519 B
SET
[ EDIT ]
|
[ DEL ]
📄 rt5033-private.h
8,026 B
SET
[ EDIT ]
|
[ DEL ]
📄 rt5033.h
1,243 B
SET
[ EDIT ]
|
[ DEL ]
📄 si476x-core.h
15,606 B
SET
[ EDIT ]
|
[ DEL ]
📄 si476x-platform.h
6,603 B
SET
[ EDIT ]
|
[ DEL ]
📄 si476x-reports.h
5,010 B
SET
[ EDIT ]
|
[ DEL ]
📄 sky81452.h
990 B
SET
[ EDIT ]
|
[ DEL ]
📄 smsc.h
2,921 B
SET
[ EDIT ]
|
[ DEL ]
📄 sta2x11-mfd.h
19,169 B
SET
[ EDIT ]
|
[ DEL ]
📄 stm32-lptimer.h
1,817 B
SET
[ EDIT ]
|
[ DEL ]
📄 stm32-timers.h
5,784 B
SET
[ EDIT ]
|
[ DEL ]
📄 stmpe.h
3,466 B
SET
[ EDIT ]
|
[ DEL ]
📄 stw481x.h
1,442 B
SET
[ EDIT ]
|
[ DEL ]
📄 sun4i-gpadc.h
3,710 B
SET
[ EDIT ]
|
[ DEL ]
📄 syscon.h
1,443 B
SET
[ EDIT ]
|
[ DEL ]
📄 t7l66xb.h
817 B
SET
[ EDIT ]
|
[ DEL ]
📄 tc3589x.h
3,999 B
SET
[ EDIT ]
|
[ DEL ]
📄 tc6387xb.h
516 B
SET
[ EDIT ]
|
[ DEL ]
📄 tc6393xb.h
1,548 B
SET
[ EDIT ]
|
[ DEL ]
📄 ti-lmu-register.h
7,613 B
SET
[ EDIT ]
|
[ DEL ]
📄 ti-lmu.h
1,822 B
SET
[ EDIT ]
|
[ DEL ]
📄 ti_am335x_tscadc.h
5,861 B
SET
[ EDIT ]
|
[ DEL ]
📄 tmio.h
4,098 B
SET
[ EDIT ]
|
[ DEL ]
📄 tps6105x.h
3,099 B
SET
[ EDIT ]
|
[ DEL ]
📄 tps65010.h
6,685 B
SET
[ EDIT ]
|
[ DEL ]
📄 tps6507x.h
5,055 B
SET
[ EDIT ]
|
[ DEL ]
📄 tps65086.h
3,580 B
SET
[ EDIT ]
|
[ DEL ]
📄 tps65090.h
4,491 B
SET
[ EDIT ]
|
[ DEL ]
📄 tps65217.h
8,435 B
SET
[ EDIT ]
|
[ DEL ]
📄 tps65218.h
8,033 B
SET
[ EDIT ]
|
[ DEL ]
📄 tps6586x.h
2,802 B
SET
[ EDIT ]
|
[ DEL ]
📄 tps65910.h
31,325 B
SET
[ EDIT ]
|
[ DEL ]
📄 tps65912.h
10,144 B
SET
[ EDIT ]
|
[ DEL ]
📄 tps68470.h
3,002 B
SET
[ EDIT ]
|
[ DEL ]
📄 tps80031.h
20,059 B
SET
[ EDIT ]
|
[ DEL ]
📄 twl.h
26,189 B
SET
[ EDIT ]
|
[ DEL ]
📄 twl4030-audio.h
8,741 B
SET
[ EDIT ]
|
[ DEL ]
📄 twl6040.h
7,328 B
SET
[ EDIT ]
|
[ DEL ]
📄 ucb1x00.h
6,728 B
SET
[ EDIT ]
|
[ DEL ]
📄 viperboard.h
3,022 B
SET
[ EDIT ]
|
[ DEL ]
📄 wl1273-core.h
8,496 B
SET
[ EDIT ]
|
[ DEL ]
📄 wm8400-audio.h
71,471 B
SET
[ EDIT ]
|
[ DEL ]
📄 wm8400-private.h
59,376 B
SET
[ EDIT ]
|
[ DEL ]
📄 wm8400.h
1,213 B
SET
[ EDIT ]
|
[ DEL ]
📄 wm97xx.h
576 B
SET
[ EDIT ]
|
[ DEL ]
DELETE SELECTED
[ CLOSE ]
EDIT: 88pm80x.h
/* * Marvell 88PM80x Interface * * Copyright (C) 2012 Marvell International Ltd. * Qiao Zhou <zhouqiao@marvell.com> * * This program is free software; you can redistribute it and/or modify * it under the terms of the GNU General Public License version 2 as * published by the Free Software Foundation. */ #ifndef __LINUX_MFD_88PM80X_H #define __LINUX_MFD_88PM80X_H #include <linux/platform_device.h> #include <linux/interrupt.h> #include <linux/regmap.h> #include <linux/atomic.h> enum { CHIP_INVALID = 0, CHIP_PM800, CHIP_PM805, CHIP_PM860, CHIP_MAX, }; enum { PM800_ID_BUCK1 = 0, PM800_ID_BUCK2, PM800_ID_BUCK3, PM800_ID_BUCK4, PM800_ID_BUCK5, PM800_ID_LDO1, PM800_ID_LDO2, PM800_ID_LDO3, PM800_ID_LDO4, PM800_ID_LDO5, PM800_ID_LDO6, PM800_ID_LDO7, PM800_ID_LDO8, PM800_ID_LDO9, PM800_ID_LDO10, PM800_ID_LDO11, PM800_ID_LDO12, PM800_ID_LDO13, PM800_ID_LDO14, PM800_ID_LDO15, PM800_ID_LDO16, PM800_ID_LDO17, PM800_ID_LDO18, PM800_ID_LDO19, PM800_ID_RG_MAX, }; #define PM800_MAX_REGULATOR PM800_ID_RG_MAX /* 5 Bucks, 19 LDOs */ #define PM800_NUM_BUCK (5) /*5 Bucks */ #define PM800_NUM_LDO (19) /*19 Bucks */ /* page 0 basic: slave adder 0x60 */ #define PM800_STATUS_1 (0x01) #define PM800_ONKEY_STS1 BIT(0) #define PM800_EXTON_STS1 BIT(1) #define PM800_CHG_STS1 BIT(2) #define PM800_BAT_STS1 BIT(3) #define PM800_VBUS_STS1 BIT(4) #define PM800_LDO_PGOOD_STS1 BIT(5) #define PM800_BUCK_PGOOD_STS1 BIT(6) #define PM800_STATUS_2 (0x02) #define PM800_RTC_ALARM_STS2 BIT(0) /* Wakeup Registers */ #define PM800_WAKEUP1 (0x0D) #define PM800_WAKEUP2 (0x0E) #define PM800_WAKEUP2_INV_INT BIT(0) #define PM800_WAKEUP2_INT_CLEAR BIT(1) #define PM800_WAKEUP2_INT_MASK BIT(2) #define PM800_POWER_UP_LOG (0x10) /* Referance and low power registers */ #define PM800_LOW_POWER1 (0x20) #define PM800_LOW_POWER2 (0x21) #define PM800_LOW_POWER_CONFIG3 (0x22) #define PM800_LOW_POWER_CONFIG4 (0x23) /* GPIO register */ #define PM800_GPIO_0_1_CNTRL (0x30) #define PM800_GPIO0_VAL BIT(0) #define PM800_GPIO0_GPIO_MODE(x) (x << 1) #define PM800_GPIO1_VAL BIT(4) #define PM800_GPIO1_GPIO_MODE(x) (x << 5) #define PM800_GPIO_2_3_CNTRL (0x31) #define PM800_GPIO2_VAL BIT(0) #define PM800_GPIO2_GPIO_MODE(x) (x << 1) #define PM800_GPIO3_VAL BIT(4) #define PM800_GPIO3_GPIO_MODE(x) (x << 5) #define PM800_GPIO3_MODE_MASK 0x1F #define PM800_GPIO3_HEADSET_MODE PM800_GPIO3_GPIO_MODE(6) #define PM800_GPIO_4_CNTRL (0x32) #define PM800_GPIO4_VAL BIT(0) #define PM800_GPIO4_GPIO_MODE(x) (x << 1) #define PM800_HEADSET_CNTRL (0x38) #define PM800_HEADSET_DET_EN BIT(7) #define PM800_HSDET_SLP BIT(1) /* PWM register */ #define PM800_PWM1 (0x40) #define PM800_PWM2 (0x41) #define PM800_PWM3 (0x42) #define PM800_PWM4 (0x43) /* RTC Registers */ #define PM800_RTC_CONTROL (0xD0) #define PM800_RTC_MISC1 (0xE1) #define PM800_RTC_MISC2 (0xE2) #define PM800_RTC_MISC3 (0xE3) #define PM800_RTC_MISC4 (0xE4) #define PM800_RTC_MISC5 (0xE7) /* bit definitions of RTC Register 1 (0xD0) */ #define PM800_ALARM1_EN BIT(0) #define PM800_ALARM_WAKEUP BIT(4) #define PM800_ALARM BIT(5) #define PM800_RTC1_USE_XO BIT(7) /* Regulator Control Registers: BUCK1,BUCK5,LDO1 have DVC */ /* buck registers */ #define PM800_SLEEP_BUCK1 (0x30) /* BUCK Sleep Mode Register 1: BUCK[1..4] */ #define PM800_BUCK_SLP1 (0x5A) #define PM800_BUCK1_SLP1_SHIFT 0 #define PM800_BUCK1_SLP1_MASK (0x3 << PM800_BUCK1_SLP1_SHIFT) /* page 2 GPADC: slave adder 0x02 */ #define PM800_GPADC_MEAS_EN1 (0x01) #define PM800_MEAS_EN1_VBAT BIT(2) #define PM800_GPADC_MEAS_EN2 (0x02) #define PM800_MEAS_EN2_RFTMP BIT(0) #define PM800_MEAS_GP0_EN BIT(2) #define PM800_MEAS_GP1_EN BIT(3) #define PM800_MEAS_GP2_EN BIT(4) #define PM800_MEAS_GP3_EN BIT(5) #define PM800_MEAS_GP4_EN BIT(6) #define PM800_GPADC_MISC_CONFIG1 (0x05) #define PM800_GPADC_MISC_CONFIG2 (0x06) #define PM800_GPADC_MISC_GPFSM_EN BIT(0) #define PM800_GPADC_SLOW_MODE(x) (x << 3) #define PM800_GPADC_MISC_CONFIG3 (0x09) #define PM800_GPADC_MISC_CONFIG4 (0x0A) #define PM800_GPADC_PREBIAS1 (0x0F) #define PM800_GPADC0_GP_PREBIAS_TIME(x) (x << 0) #define PM800_GPADC_PREBIAS2 (0x10) #define PM800_GP_BIAS_ENA1 (0x14) #define PM800_GPADC_GP_BIAS_EN0 BIT(0) #define PM800_GPADC_GP_BIAS_EN1 BIT(1) #define PM800_GPADC_GP_BIAS_EN2 BIT(2) #define PM800_GPADC_GP_BIAS_EN3 BIT(3) #define PM800_GP_BIAS_OUT1 (0x15) #define PM800_BIAS_OUT_GP0 BIT(0) #define PM800_BIAS_OUT_GP1 BIT(1) #define PM800_BIAS_OUT_GP2 BIT(2) #define PM800_BIAS_OUT_GP3 BIT(3) #define PM800_GPADC0_LOW_TH 0x20 #define PM800_GPADC1_LOW_TH 0x21 #define PM800_GPADC2_LOW_TH 0x22 #define PM800_GPADC3_LOW_TH 0x23 #define PM800_GPADC4_LOW_TH 0x24 #define PM800_GPADC0_UPP_TH 0x30 #define PM800_GPADC1_UPP_TH 0x31 #define PM800_GPADC2_UPP_TH 0x32 #define PM800_GPADC3_UPP_TH 0x33 #define PM800_GPADC4_UPP_TH 0x34 #define PM800_VBBAT_MEAS1 0x40 #define PM800_VBBAT_MEAS2 0x41 #define PM800_VBAT_MEAS1 0x42 #define PM800_VBAT_MEAS2 0x43 #define PM800_VSYS_MEAS1 0x44 #define PM800_VSYS_MEAS2 0x45 #define PM800_VCHG_MEAS1 0x46 #define PM800_VCHG_MEAS2 0x47 #define PM800_TINT_MEAS1 0x50 #define PM800_TINT_MEAS2 0x51 #define PM800_PMOD_MEAS1 0x52 #define PM800_PMOD_MEAS2 0x53 #define PM800_GPADC0_MEAS1 0x54 #define PM800_GPADC0_MEAS2 0x55 #define PM800_GPADC1_MEAS1 0x56 #define PM800_GPADC1_MEAS2 0x57 #define PM800_GPADC2_MEAS1 0x58 #define PM800_GPADC2_MEAS2 0x59 #define PM800_GPADC3_MEAS1 0x5A #define PM800_GPADC3_MEAS2 0x5B #define PM800_GPADC4_MEAS1 0x5C #define PM800_GPADC4_MEAS2 0x5D #define PM800_GPADC4_AVG1 0xA8 #define PM800_GPADC4_AVG2 0xA9 /* 88PM805 Registers */ #define PM805_MAIN_POWERUP (0x01) #define PM805_INT_STATUS0 (0x02) /* for ena/dis all interrupts */ #define PM805_STATUS0_INT_CLEAR (1 << 0) #define PM805_STATUS0_INV_INT (1 << 1) #define PM800_STATUS0_INT_MASK (1 << 2) #define PM805_INT_STATUS1 (0x03) #define PM805_INT1_HP1_SHRT BIT(0) #define PM805_INT1_HP2_SHRT BIT(1) #define PM805_INT1_MIC_CONFLICT BIT(2) #define PM805_INT1_CLIP_FAULT BIT(3) #define PM805_INT1_LDO_OFF BIT(4) #define PM805_INT1_SRC_DPLL_LOCK BIT(5) #define PM805_INT_STATUS2 (0x04) #define PM805_INT2_MIC_DET BIT(0) #define PM805_INT2_SHRT_BTN_DET BIT(1) #define PM805_INT2_VOLM_BTN_DET BIT(2) #define PM805_INT2_VOLP_BTN_DET BIT(3) #define PM805_INT2_RAW_PLL_FAULT BIT(4) #define PM805_INT2_FINE_PLL_FAULT BIT(5) #define PM805_INT_MASK1 (0x05) #define PM805_INT_MASK2 (0x06) #define PM805_SHRT_BTN_DET BIT(1) /* number of status and int reg in a row */ #define PM805_INT_REG_NUM (2) #define PM805_MIC_DET1 (0x07) #define PM805_MIC_DET_EN_MIC_DET BIT(0) #define PM805_MIC_DET2 (0x08) #define PM805_MIC_DET_STATUS1 (0x09) #define PM805_MIC_DET_STATUS3 (0x0A) #define PM805_AUTO_SEQ_STATUS1 (0x0B) #define PM805_AUTO_SEQ_STATUS2 (0x0C) #define PM805_ADC_SETTING1 (0x10) #define PM805_ADC_SETTING2 (0x11) #define PM805_ADC_SETTING3 (0x11) #define PM805_ADC_GAIN1 (0x12) #define PM805_ADC_GAIN2 (0x13) #define PM805_DMIC_SETTING (0x15) #define PM805_DWS_SETTING (0x16) #define PM805_MIC_CONFLICT_STS (0x17) #define PM805_PDM_SETTING1 (0x20) #define PM805_PDM_SETTING2 (0x21) #define PM805_PDM_SETTING3 (0x22) #define PM805_PDM_CONTROL1 (0x23) #define PM805_PDM_CONTROL2 (0x24) #define PM805_PDM_CONTROL3 (0x25) #define PM805_HEADPHONE_SETTING (0x26) #define PM805_HEADPHONE_GAIN_A2A (0x27) #define PM805_HEADPHONE_SHORT_STATE (0x28) #define PM805_EARPHONE_SETTING (0x29) #define PM805_AUTO_SEQ_SETTING (0x2A) struct pm80x_rtc_pdata { int vrtc; int rtc_wakeup; }; struct pm80x_subchip { struct i2c_client *power_page; /* chip client for power page */ struct i2c_client *gpadc_page; /* chip client for gpadc page */ struct regmap *regmap_power; struct regmap *regmap_gpadc; unsigned short power_page_addr; /* power page I2C address */ unsigned short gpadc_page_addr; /* gpadc page I2C address */ }; struct pm80x_chip { struct pm80x_subchip *subchip; struct device *dev; struct i2c_client *client; struct i2c_client *companion; struct regmap *regmap; struct regmap_irq_chip *regmap_irq_chip; struct regmap_irq_chip_data *irq_data; int type; int irq; int irq_mode; unsigned long wu_flag; spinlock_t lock; }; struct pm80x_platform_data { struct pm80x_rtc_pdata *rtc; /* * For the regulator not defined, set regulators[not_defined] to be * NULL. num_regulators are the number of regulators supposed to be * initialized. If all regulators are not defined, set num_regulators * to be 0. */ struct regulator_init_data *regulators[PM800_ID_RG_MAX]; unsigned int num_regulators; int irq_mode; /* Clear interrupt by read/write(0/1) */ int batt_det; /* enable/disable */ int (*plat_config)(struct pm80x_chip *chip, struct pm80x_platform_data *pdata); }; extern const struct dev_pm_ops pm80x_pm_ops; extern const struct regmap_config pm80x_regmap_config; static inline int pm80x_request_irq(struct pm80x_chip *pm80x, int irq, irq_handler_t handler, unsigned long flags, const char *name, void *data) { if (!pm80x->irq_data) return -EINVAL; return request_threaded_irq(regmap_irq_get_virq(pm80x->irq_data, irq), NULL, handler, flags, name, data); } static inline void pm80x_free_irq(struct pm80x_chip *pm80x, int irq, void *data) { if (!pm80x->irq_data) return; free_irq(regmap_irq_get_virq(pm80x->irq_data, irq), data); } #ifdef CONFIG_PM static inline int pm80x_dev_suspend(struct device *dev) { struct platform_device *pdev = to_platform_device(dev); struct pm80x_chip *chip = dev_get_drvdata(pdev->dev.parent); int irq = platform_get_irq(pdev, 0); if (device_may_wakeup(dev)) set_bit(irq, &chip->wu_flag); return 0; } static inline int pm80x_dev_resume(struct device *dev) { struct platform_device *pdev = to_platform_device(dev); struct pm80x_chip *chip = dev_get_drvdata(pdev->dev.parent); int irq = platform_get_irq(pdev, 0); if (device_may_wakeup(dev)) clear_bit(irq, &chip->wu_flag); return 0; } #endif extern int pm80x_init(struct i2c_client *client); extern int pm80x_deinit(void); #endif /* __LINUX_MFD_88PM80X_H */